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Abstract— This paper presents a single-stage three-level 
Neutral Point Clamped (NPC) inverter for connection to the 
electrical power grid, with integrated Maximum Power Point 
Tracking (MPPT) algorithm to extract the maximum power 
available from solar photovoltaic (PV) panels. This single-stage 
topology is more compact than the traditional topology, it was 
chosen because with the proper control strategy. It is suitable to 
connect the PV panels to the power grid. The paper describes 
the design of a 5 kW NPC inverter for the interface of PV 
panels with the power grid, presenting the circuit parameters 
and the description of the control algorithms. A phase locked 
loop control is used to connect the inverter into the grid. Then, a 
proposed DC Link voltage control to regulate the input voltage 
of the inverter. Although an MPPT algorithm was used to 
optimize the energy extraction and the system efficiency. 
Inverter Output Current control to produce an output current 
(current injected in the power grid) with low Total Harmonic 
Distortion (THD) implemented in a DSP. Simulation and 
experimental results verify the correct operation of the 
proposed system, even with fluctuations in the solar radiation. 
 
Keywords—Photovoltaic System; Maximum Power Point 
Tracking (MPPT); Neutral Point Clamped (NPC) Inverter; 
Phase-Locked Loop (PLL).  
I. INTRODUCTION 
As the population in the world increases, the renewable 
energy sources acquire growing importance due to the global 
energy demand. In the last years, global warming and energy 
policies have become a hot topic on the international agenda 
as countries are making an effort to reduce the greenhouse gas 
emissions. 
Solar and wind energy sources have become very popular 
as result of the increasing research on new technologies, 
namely photovoltaic (PV) power generation technologies that 
are being widely studied. Despite the achieved developments 
in solar technologies further improvements can be done in 
order to lower their price, increase efficiency and maximize 
the energy extraction. In most cases, grid connected PV 
systems consist in the PV panels array and a power converter. 
Several topologies of converter can be adopted.  
 
 
Transformerless solutions are the most commonly adopted 
because of the high performance in terms of efficiency, higher 
reliability, smaller size and weight, and lower price [1,2]. It 
exist different commercial inverters topologies used in PV 
systems [3]. For the H5 inverter which is commercialized by 
SMA. It is a classical H-bridge with an extra fifth switch in 
the positive bus of the DC-link. Moreover, the HERIC 
(Highly efficient and Reliable Inverter Concept) inverter is 
currently commercialized by Sunways. It is also derived from 
the classical H-bridge by adding a bypass leg in the AC side 
using two back-to-back IGBTs. Furthermore, the REFU 
inverter from Refusol also derived from H-bridge. It uses a 
half bridge within the AC side bypass and bypassable DC-DC 
converter [3]. All these inverters convert the two levels H-
bridge inverter into a three level one for less output voltage 
stress. Somewhere else, the neutral point camped (NPC) 
inverter achieve the lower switch stress and can be used in 
both single phase and three phase inverters. In addition, NPC 
inverters topologies are of  interest due to their lower output 
current total harmonic distortion (THD), the use of 
semiconductors in less stressing conditions and the lower 
switching frequencies [4]. 
The aim of this paper is to present the design and 
implementation of the proposed single-stage three-level 
Neutral Point Clamped (NPC) inverter system that is used to 
interface a PV system with the electrical grid. The topology of 
the inverter is analyzed and the proposed control techniques 
are explained.  
II. NEUTRAL POINT CLAMPED INVERTER 
The multilevel inverters can be divided in three main 
topologies: flying capacitor, cascaded H-bridge and diode 
clamped multilevel inverters [5]. Neutral Point Clamped 
(NPC) inverter topology is used in this paper as shown in 
Fig.1. This type of multilevel inverter has the advantages of 
being simpler and cheaper when compared with other 
topologies. Besides this, the voltage on the switching power 
semiconductors, is half of the DC-link voltage and the output 
voltage and current have reduced THD [6,7], with  smaller 
passive filter requirements [7]. 
 Due to the diodes connected to the neutral point N, the 
voltage across the switching power semiconductors is VDC/2, 
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and consequently the output voltage levels achievable in this 
topology are: -VDC/2, 0 and VDC/2. 
The switching states of the single-phase three levels NPC 
inverter are shown in table I. The switches T1 and T3, and T2 
and T4, are switched complementary. The control of this 
inverter can be done using a PWM technique. To implement 
the PWM are used two superposed triangular carriers. Each 
carrier is connected to one of two groups of switches 
controlled complementarily. The positive part of the carrier 
fixes the switching state of T1 and T3 whereas the negative 
part controls T2 and T4. 
For a good operation of the NPC inverter, the DC-link 
capacitors must have an equal voltage. Furthermore, when the 
ripple of the DC-link is high, the output current can be 
difficult to control. The ripple happens due to the charging 
and discharging of the DC-link capacitors. This paper used a 
single-stage topology without a DC-DC power converter 
between the panels and the NPC inverter, therefore the 
inverter control integrates the current control and the 
Maximum Power Point Tracking algorithm. 
III. THE PROPOSED NPC INVERTER CONTROL SYSTEM  
The control system of the proposed topology is composed 
by four main blocks: 
-Phase-locked Loop (PLL) to synchronize the output 
voltage with the electrical power grid voltage; 
-DC-link voltage regulation; 
-Maximum Power Point Tracking (MPPT) control to 
impose the reference current to be injected in the grid; 
-Inverter output current controller. 
The block diagram of the implemented control system is 
shown in Fig.2.  
The MPPT algorithm imposes the reference current to the 
current controller. This reference is added to the output of the 
DC-link voltage control. The resultant reference signal is 
multiplied by the unitary sinusoidal value from the PLL. The 
current control imposes the modulator reference waveform 
for the PWM block. 
A.  Phase-Locked Loop 
To ensure the proper injection of current into the power 
grid is necessary to have a grid synchronization mechanism, 
i.e., to have information about the phase and frequency of the 
power grid voltage. 
Different types of PLL have been developed and 
presented in literature [8,9]. In the proposed system an 
enhanced Phase-locked loop (E-PLL) was adapted to extract 
the fundamental components (phase angle and frequency) of 
the power grid voltage [10]. The E-PLL is less sensitive to 
power grid voltage distortion and is adapted to be used in 
practical applications with noisy conditions [11]. A block 
diagram of the E-PLL is shown in Fig.3. 
The output signal of the E-PLL can be described as: 
 sin( )PLL PLL PLLv V ϕ=  (1) 
This signal is in phase with the power grid voltage 
fundamental given by: 
 sin( )grid grid gridv V ϕ=  (2) 
Where, gridV is the peak value of the power grid voltage, and 
PLLϕ is the phase angle. The error between the power grid 
voltage and the output PLL signal can be expressed as: 
 1 sin( ) sin( )grid grid PLL PLLV Vε ϕ ϕ= −  (3) 
The output signal of the phase detector is: 
 2 1 cos( )PLLε ε ϕ=  (4) 
 
Figure 1. Implemented NPC converter for photovoltaic system. 
Figure 2. Block diagram of the NPC converter control system. 
TABLE I.  SWITCHING STATES OF A SINGLE PHASE THREE LEVEL NPC 
INVERTER 
Output 
voltage Switches on Output current Current path 
VDC / 2 T1 and T2 
iout > 0 T1, T2 
iout < 0 D1, D2 
0 T2 and T3 
iout > 0 D5, T2 
iout < 0 D6, T3 
-VDC / 2 T3 and T4 
iout > 0 D4, D3 
iout < 0 T4, T3 
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In steady state, PLL gridϕ ϕ= , and so: 
 1 0grid PLLv vε = − =  (5) 
The phase PLLϕ  that is estimated by the PLL will be the phase 
angle of the reference output current injected into the grid 
which is: 
 * * sin( )ref f PLLi i ϕ= ×  (6) 
Where if* is the amplitude of the fundamental component of 
the reference current which is equal to: 
 * *f DCi I I= +  (7) 
Where I* is the PV current reference given by the MPPT 
algorithm and IDC is the current reference given by the DC-
link regulation.  
 The constant K1 adjusts the amplitude convergence of the 
grid while K2 and K3 adjust the frequency and phase 
convergence. 
B. Maximum Power Point Tracking MPPT 
The maximum power supplied by the photovoltaic panels 
is not stable in the same operating point, whereas it varies 
with the weather conditions, such as solar irradiation and 
temperature. To extract the maximum power is necessary to 
implement a MPPT algorithm that dynamically adjusts the 
extraction of the power. Several MPPT algorithms have been 
studied by different authors, namely: Perturb and Observe 
(P&O), Fuzzy Logic, Neural Networks, Genetic Algorithm 
and Lagrange Multiplier [12-15]. In the proposed system was 
applied the Incremental Conductance algorithm in order to 
track the Maximum Power Point (MPP). The advantages of 
using this method are the higher efficiency and fast tracking 
of the MPP in comparison with other algorithms [16]. 
The incremental conductance method is based on the 
principle that the slope of the PV array power curve is zero at 
the MPP, so that 0P VΔ Δ = , with P = V I. 
Considering that: 
if MPP
if MPP
if MPP
I V I V P
I V I V P
I V I V P
Δ Δ = − =??Δ Δ > − <??Δ Δ < − >?
  (8) 
The MPP can be tracked by comparing the instantaneous 
conductance I V with the incremental conductance I VΔ Δ . 
The algorithm increments or decrements the reference until 
the condition I V I VΔ Δ = − is achieved. Once the maximum 
power is reached, the operation of the PV array is maintained 
at this point. It is an effective algorithm and requires high 
sampling rates and fast calculations of the power slope [16]. It 
offers different advantages which are good tracking efficiency 
and automatic adjustment of the module operating voltage 
with no oscillations. Also, the response is improved and the 
control for the extracted power is optimized [17]. The 
implementation of this algorithm in the control unit was 
difficult and expensive, but with recent developments in 
microcontrollers it became  more cost effective [18]. It lends 
itself well to DSP control, which can easily keep track of 
previous values of voltage and current [19]. 
C. DC-link Voltage Control 
In order to ensure that the system does not become 
unusable, an optimized DC-link voltage equalization control, 
shown in Fig.2 is proposed. The controller imposes an 
increment or a decrement value added to the current 
reference, so that the voltage of the capacitors is 
approximately equal. To control the DC-link voltages, is used 
a PI controller for each capacitor voltage regulation and a 
digital filter to VC1 and VC2. The reference voltage is given by: 
 *
1 2DC C CV V V= +  (9) 
The error is then calculated according to the polarity of the 
PLL reference (10). This proposed method ensures that the 
regulation of the DC-link voltage does not affect the output 
current waveform. The minimum DC-link capacitance leads 
to larger voltage ripples. Nevertheless, such ripples were 
found to be within acceptable limits to run the inverter and the 
output current distortion has an acceptable level given in 
interconnection standards (IEC, IEEE, etc…). 
 *
1
*
2
f 0
2( )
if 0
2
DC
C avg PLL
V
DC
C avg PLL
V V i v
e t
V V v
?
− >??
= ??
− <??
 (10) 
The PI algorithm can be expressed in the continuous time 
domain as: 
 
0
( ) ( ) ( )
t
V p V i Vu t K e t K e d
τ
τ τ
=
= + ?  (11) 
The control is implemented in a DSP, therefore the PI 
controller must be implemented in discrete time. Considering 
the integration method of Forward Euler the PI can be 
expressed as: 
 ( ) ( ) [ ( ) ( 1)]V p V i s V Vu k K e k K T e k e k= + + −  (12) 
Where Ts = 1/fs , with switching frequency fs = 32 kHz. 
D. Current Control 
To connect the inverter into the power grid, is necessary to 
control the output current so that the power can flow from the 
Figure 3. Block diagram of the E-PLL. 
?
?
?
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inverter to the power grid. The performance of the inverters 
connected to the grid in terms of THD current (Total 
Harmonic Distortion) depends largely on the control strategy 
applied.  thus, it exists in the literature different types of 
control such as predictive, hysteresis, periodic sampling, 
resonant controller and PI current control [20,21]. This paper 
presents the PI current controller because it is the most 
common and widely used type of controller, and because of 
its simplicity. It consists in comparing the output current of 
the inverter with the reference current that is imposed by the 
other parts of the control system. 
The reference current is given by: 
 * *( )ref Vi u t I= +  (13) 
The error can be expressed as: 
 *( )I ref gride t i i= −  (14) 
The PI algorithm can be expressed in the continuous time 
domain as: 
 
0
( ) ( ) ( )
t
I p I i Iu t K e t K e d
τ
τ τ
=
= + ?  (15) 
Considering the backward Euler integration method the PI 
control can be expressed as: 
 ( ) ( ) [ ( ) ( 1)]I p I i s I Iu k K e k K T e k e k= + + −  (16) 
Where Ts = 1/fs with fs = 32 kHz. 
IV. SIMULATIONS RESULTS 
In order to obtain a good characterization of the proposed 
topology, simulations were performed using PSIM software. 
The system was simulated under different operating 
conditions, in steady state and during transient state caused by 
solar radiation variations. All of aforementioned control loops 
(PLL, MPPT, DC-link and current control) were implemented 
using the programming language C. This approach gives to 
the simulations a behavior that is similar to the practical 
application since the algorithms implementations are almost 
the same. The simulated algorithms can be easily directly 
exported to a DSP.  
The inverter was designed to have a nominal power of 
5.7 kW. All the circuit parameters are presented in table II.  
The L filter was designed to reduce the current distortion 
caused by the high switching frequencies of the IGBTs which 
is equal to 16 KHz. A sinusoidal pulse-width modulation 
SPWM was used to control the power semiconductors 
switching. 
Fig.4 shows the synchronization of the PLL with the 
power grid voltage. When the system reaches the permanent 
state, the PI control output will be zero and the output of the 
integrator will vary between 0 and 2?. 
In Fig.5 are presented the output current, voltage and 
TABLE II.  CIRCUIT PARAMETERS 
Parameters Value Units 
Number of panels in series 23 -- 
Series resistance 0.0065 ? 
Shunt resistance 1000 ? 
Short circuit current 7.74 A 
Open circuit voltage 991.3 V 
Maximum power 5750 W 
Capacitors (C1 and C2) 470 ?F 
Inductance (L) 5 mH 
Power grid voltage (rms) 230 V 
Power grid frequency 50 Hz 
Power grid inductance 100 ?H 
Power grid resistance 0.03 ? 
Figure 4. Block diagram of the E-PLL. 
Figure 5. Startup of the proposed system with maximum solar radiation: (a) 
PV current (ipanels); (b) PV panels voltage (vpanels);  
(c) PV panels power (ppanels). 
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power of the solar panels array during the startup of the 
proposed system, with a maximum solar radiation of 
1000 W/m². It can be seen that the power of the solar panels 
grows steadily without a significant ripple. 
The current from the panels also increases in a controlled 
way. The system output power grows from zero to the 
maximum power in 0.25 s. The voltage in the solar panels 
array decreases until reaching the point of maximum power. 
The current extracted from the panels is stable with a ripple of 
7%. The extracted power follows the maximum theoretical 
power of the system and has an average value of 5746 W. 
It was intended to test the behavior of the system when a 
fluctuation in the solar radiation occurs. For that it was made 
a simulation in which it was imposed a fluctuation by levels 
on the solar radiation from the maximum power of 
1000 W/m² to 600 W/m², passing through a value of 
800 W/m², as shown in Fig.6. It can be seen that the extracted 
power follows the maximum available power, this way 
validating the MPPT algorithm. 
The peak value of the current injected into the power grid is 
35 A. Fig.7 shows the waveform of the inverter output current 
(iout) following the reference (iref*). It can also be seen in Fig.8 
that the power factor is unitary. 
Fig.9 shows the regulated voltages at the DC-link capacitors, 
with a ripple of 15%. 
V. EXPERIMENTAL RESULTS 
The control strategy previously discussed in this paper has 
been implemented and tested experimentally on a single 
phase NPC grid connected inverter. The inverter parameters 
are equal to the parameters of the simulation. The IGBTs used 
were the SKM50GB063D from SEMIKRON. In the 
implementation of the digital control was used a 
floating-point 32 bits DSP (TMS320F28335 from Texas 
Instruments). Fig.10 shows the NPC inverter hardware set-up. 
Simulation results are presented at nominal voltage of 800V 
DC and experimental results provided at a nominal voltage of 
61.95V dc as shown in the table III, built in the laboratory. 
All the experimental results that will be presented were 
measured using a Yokogawa DL708E oscilloscope. We first 
considered the implementation of the (PLL). Then, the 
implementation of the NPC inverter output current control. 
 Using an oscilloscope probe with a scale factor of (1/100), 
it can be seen in Fig.11 the output signal generated by the 
Figure 8. Power grid voltage (vgrid) and inverter output current (iout). 
Figure 9. Voltages in the two capacitors of the DC-link (vc1, vc2). 
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Figure 7. Reference current (iref*) and current injected into the power grid 
(iout). 
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oscillator controller (?),  has the same phase and frequency of 
the power grid voltage (vgrid), assuming values between 0 and 
2?.  
In Fig.12 is shown the output signal of the PLL (vPLL) 
devided by the amplitude Vgrid which is synchronized with the 
input signal (vgrid). 
After the validation of the PLL algorithm the output current 
and DC-link controls were validated. The voltages of the 
two DC-link capacitors are balanced as expected and the 
THD of the output current is equal to 2.2 % as it is shown 
in Fig.13.  
To validate the proper operation of the MPPT control 
algorithm, an ideal DC voltage source was used in series 
with a variable resistor to simulate a non ideal voltage 
source in order to change the maximum power supplied. 
The maximum power point occurs when the equivalent 
resistance of the NPC inverter is equal to the rheostat 
resistance (this operation assume the matching power), or 
to supply the inverter is seen as an equivalent resistance. 
Fig.14 shows the maximum power extracted for a given 
input voltage of 60 V and different value of rheostat 
resistance.  
Table III shows the maximum power extracted which is 
measured by a digital power meter ISW8000 and the 
output current of the NPC inverter depending on the 
resistance value of the rheostat.   
 
Figure 13.Total Harmonic Distorsion of the output current current 
 
Figure 14. Maximum power extracted from the non ideal voltage source (Ppv) 
(3.8 W/div) and voltages in the two capacitors of the DC-link (vC1, vC2) 
(10 V/div). 
 
TABLE III.  MAXIMUM POWER EXTRACTED AND INVERTER OUTPUT CURRENT WITH 
MPPT IMPLEMENTATION 
Voltage 
(V) 
Resistance 
(?) 
Maximum 
theoretical 
power(W) 
Measured 
power (W) 
Output 
measured 
current(A) 
61.95 
100 9.59 9.58 2.2 
80 11.99 12.00 2.6 
60 15.99 16.53 3 
40 23.98 22.27 3.67 
 
 
Figure 11. Power grid voltage (vgrid) (100 V/div) and phase generated by the PLL (?) 
(6.28 V/div). 
 
Figure 12. Power grid voltage (vgrid) (100 V/div) and PLL output signal (vPLL) 
(1 V/div). 
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From fig.15, fig.16, fig.17 and fig.18 we can remark that 
the output current follow exactly the reference current 
imposed by the control strategy. 
The inverter output current was obtained through a current 
probe connected to the oscilloscope with a transformation 
ratio of 10 mV / A. However, for a better resolution were 
given 5 turns on the wire around the current probe. 
VI. CONCLUSION 
This paper presents the design, simulation and 
experimental results of a 5 kW single-stage three-level 
Neutral Point Clamped (NPC) inverter for connection to the 
electrical power grid, with integrated Maximum Power Point 
Tracking (MPPT) algorithm to extract the maximum 
available power from solar photovoltaic (PV) panels. It also 
describes the design of the PLL controller, used to track the 
fundamental power grid voltage in order to synchronize the 
NPC inverter with the power grid, and to generate a 
reference for the inverter output current (which consists in 
the injected power grid current). All the controllers have 
been implemented using C code, validated by simulation in 
PSIM, and executed in a DSP. Experimental results indicate 
that the current injected in the power grid follows the 
reference, and that the voltages in the two DC-link capacitors 
are kept balanced. It is shown that the proposed system is 
able to always extract the maximum power available from 
the solar PV panels, even when there are solar radiation 
fluctuations. 
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